DSP56311 Overview
1.3 Manual Revision History for Revision 2
Significant differences between Revision 1 and Revision 2 are listed in Table 1-2 .
Table 1-2. Change History, Revision 1 to Revision 2
Change
Modified signal definitions. Updated the number of GND signals in Table 2-1 .
Modified signal definitions. Updated Figure 2-1 . Added notes regarding operation
above and below 100 MHz.
Modified signal definitions. Updated Table 2-3 for ground signals.
Modified signal definitions. Updated Table 2-5 for PLL signals.
Modified signal definitions. Updated AA/RAS, TA, BR, BB, BCLK, BCLK, and CAS
signal information in Table 2-8 .
Modified signal definitions. In Table 2-10 , changed the title of the third column to State
During Reset 1,2 Added a new note 1 and changed the old note 1 to note 2. Changed
the State During Reset of all signals to “Ignored input.” Changed the signal
description for PB14.
Modified signal definitions. In Table 2-11 to Table 2-14 , deleted the Stop column.
Changed the title of the third column to State During Reset 1,2 Added a new note 1 and
changed the old note 1 to note 2.
Operating Mode Register layout and definition. Replaced Figure 4-3 .
Operating Mode Register description. Updated MSC[1–0], ATE, TAS, and MS
descriptions in Table 4-6 .
Bus Control Register layout and definition. Added new Figure 4-6 .
Bus Control Register description. Added new Table 4-8 .
Peripheral signal designators. Removed overbar from many signals in Figure 5-2 .
Peripheral signal designators. Removed overbars from RXD, TXD, SCLK, PE0, PE1,
and PE2 in Figure 5-5 .
In Section 8.6.4.1 , changed the beginning of the fourth paragraph from “In
Synchronous mode” to “In Asynchronous mode.”
Updated programming sheets.
? Figure B-2 , Operating Mode Register (OMR)
? Figure B-6 , Bus Control Register (BCR)
? Figure B-8 , Address Attribute Registers (AAR[3–0])
? Figure B-22 , Timer Load, Compare, and Count Registers (TLR, TCPR, and TCR)
DSP56311 User’s Manual, Rev. 2
Revision 1
Page Number
Page 2-1
Page 2-2
Page 2-4
Page 2-6
Page 2-7 to 2-9
Pages 2-11 to
2-14
Page 2-15 to
2-20
Page 4-11
Page 4-11 to
4-14
Page 4-21
Page 4-21
Page 5-7
Page 5-8
Page 8-20
Page B14
Page B-18
Page B-20
Page B-34
Revision 2
Page Number
Page 2-1
Page 2-2
Page 2-4
Page 2-5
Page 2-6 to 2-8
Pages 2-10 to
2-12
Page 2-13 to
2-18
Page 4-10
Page 4-11 to
4-12
Page 4-21
Page 4-21
Page 5-7
Page 5-8
Page 8-21
Page B14
Page B-18
Page B-20
Page B-34
1-4
Freescale Semiconductor
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT